


P-Channel 30V (D-S) MOSFET


GENERAL DESCRIPTION

The 3401A is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



Ordering Information: 3401A (Pb-free)



P-Channel MOSFET

FEATURES

- $R_{DS(ON)} \leq 68m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 80m\Omega @ V_{GS} = -4.5V$
- $R_{DS(ON)} \leq 100m\Omega @ V_{GS} = -2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

Absolute Maximum Ratings ($T_A = 25^\circ C$)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 12	V
Continuous Drain Current	$T_A = 25^\circ C$	I_D	-4.2	A
	$T_A = 70^\circ C$		-3.5	
Pulsed Drain Current		I_{DM}	-14	A
Maximum Power Dissipation	$T_A = 25^\circ C$	P_D	1.4	W
	$T_A = 70^\circ C$		0.9	
Operating Junction Temperature		T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	90	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

P-Channel 30V (D-S) MOSFET

Electrical Characteristics ($T_A=25^{\circ}\text{C}$ Unless Otherwise Specified)


Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.6		-1.3	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 12V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-24V, V_{GS}=0V$			-1	μA
$R_{DS(ON)}$	Drain-Source On-Resistance	$V_{GS}=-10V, I_D=-4.2A$		57	68	$m\Omega$
		$V_{GS}=-4.5V, I_D=-4A$		62	80	
		$V_{GS}=-2.5V, I_D=-2A$		80	100	
V_{SD}	Diode Forward Voltage	$I_S=-1A, V_{GS}=0V$		-0.7	-1	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-4A$		9		nC
Q_{gs}	Gate-Source Charge			2.3		
Q_{gd}	Gate-Drain Charge			2		
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$		710		pF
C_{oss}	Output Capacitance			70		
C_{rss}	Reverse Transfer Capacitance			20		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-15V, R_L=3.6\Omega$ $R_{GEN}=6\Omega, V_{GS}=-10V$		37		ns
t_r	Turn-On Rise Time			23		
$t_{d(off)}$	Turn-Off Delay Time			46		
t_f	Turn-Off Fall time			3		

Notes: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.


P-Channel 30V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)


On Resistance vs. Junction Temperature




On-Resistance vs. Drain Current




Capacitance




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics



P-Channel 30V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



P-Channel 30V (D-S) MOSFET

SOT23-3L Package Outline

